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Abstract 
T h e  programming circuit o f  look-up table based FP- 
GAS consists of two shift registers, a control circuit 
and a configuration m e m o r y  ( S R A M )  cell array. B e -  
cause the configuration m e m o r y  cell array can be easily 
tested by conventional tes t  methods f o r  R A M S ,  we f o -  
cus  o n  testing for the  shift registers. W e  show that  
the testing can be done by using only the faculties 
of the  programming circuit, wi thout  using additional 
hardware. 
1 Introduction 
Field programmable gate arrays (FPGAs) are mod- 
ern logic devices to implement logic circuits in vari- 
ous fields[l-3]. Various FPGAs with different archi- 
tectures driven by different programming technologies 
exist. The most popular one is a class of FPGAs 
with SRAM-based architecture, also called look-up ta-  
ble based FPGAs[l-41. In this paper, We consider such 
a class of FPGAs and call it FPGA for short. The 
hardware of FPGAs consists of a programmable logic 
part and a programming circuit part. 
Some researchers[5,6] have proposed testing for pro- 
grammed FPGAs, on which logic circuits are imple- 
mented. But, the testing is not applicable to unpro- 
grammed FPGAs at manufacturing time. In order to  
solve such a problem, we developed testing for unpro- 
grammed FPGAs, and proposed testing for the logic 
part [7,8]. However, we have not yet discussed test for 
the programming circuit. 
This paper considers testing for the programming 
circuit which consists of four components: a configura- 
tion memory cell array, a data shift register (DSR), an 
address shift register (ASR), and a control circuit. We 
can test the configuration memory cell array by means 
of conventional test methods for random access mem- 
ories when the other components of the programming 
circuit have no fault. We will therefore focus our at- 
tention on testing for the DSR and the ASR under 
the assumption that both the control circuit and the 
configuration memory cell array are fault free. 
When we use a FPGA, we first program it by load- 
ing a configuration bit-stream into the configuration 
memory cell array, and check the correctness of the 
loading by reading out its contents[l-31. The former 
and the latter faculties are referred to  simply as config- 
uration and readback, respectively[4]. If we can chose 
the configuration bit-streams so that test sequences 
for the DSR and the ASR can be produced, and that 
the responses for them can be observed at the output 
of FPGA, we can test the DSR and the ASR efficiently 
by using configuration and readback. On such a strat- 
egy, we consider testing for DSRs and ASRs. 
In this paper, we first describe the architecture of 
the programming circuit and functional fault models 
of the DSR and the ASR. We next describe the test 
procedures with the configuration bit-streams derived 
on the strategy mentioned above. Also, we show the 
validness of the test procedures. Each of the test pro- 
cedures requires only one loading and one reading. Fi- 
nally, we show an application of the test procedures. 
2 Programming circuit and fault mod- 
els 
2.1 Programming circuit 
The programming circuit of the FPGA considered 
in this paper is illustrated in Fig. 1. It consists of a 
configuration memory cell array, a data shift register 
(DSR), an address shift register (ASR) and a control 
circuit (not shown in Fig. 1). The size of the configura- 
tion memory cell array is F x W (Mf is the ij-th cell 
of the array). The DSR and the ASR are constructed 
by cascading W pieces of modules DSRi (1 5 i 5 W )  
and F pieces of modules ASRj (1 5 j 5 F ) ,  respec- 
tively. Din is an input of the DSR to which a config- 
uration bit-stream is applied in configuration process 
and DOut is an output of the DSR from which the 
contents of configuration memory cells are read out in 
readback process. Fig. 2 and Fig. 3 show the struc- 
tures of DSRi and ASR,,  respectively. G, S,  and 
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P are control signals for configuration and readback. 
DCLK and ACLK are clock signals to  the DSR and 
the ASR, respectively. 
In configuration process, a configuration bit-stream 
of length F x W bits is applied to  Din continu- 
ously and shifted bit by bit through multiplexers MU1, 
MU2,  " - ,  MUw and D-type latchs DD1, DDz, - - . ,  
DDw (See Fig. 2). Every W-th shift of the bit-stream, 
W bits of the bit-stream (sub-stream) are stored in 
DD1,  DDz ,  D D w .  Then, the content of DDi is 
transmitted instantaneously through bi called bitline 
driven by 3-state buffer TBi to  configuration memory 
cell M j  specified by an activated wj called wordline 
(See Fig. 3). In this way, W bits of the bit-stream 
are loaded into W configuration memory cells, M:, 
M i ,  . . . , M&. Hereafter, the W configuration mem- 
ory cells specified by wj are referred to  as j-th frame. 
Activations of wordlines are performed exclusively in 
the ascending order of j by the ASR operating as a 
modulo W shift counter, consisting of F ASRjs  (WDj 
shows an AND-gate). In order to  realize the activa- 
tions mentioned above, the seed sequence (100 . . . 0) 
is applied to  the input of ADI ,  after all the D-type 
latches ADjs in the ASR is reset by the control cir- 
cuit. The repetition rate of the shift clock ACLK is 
1/W of that of the shift clock D C L K .  Thus, the F x 
W memory cell array is programmed by the configu- 
ration bit-stream. 
In readback process, the contents of all the con- 
figuration memory cells are read out frame by frame 
through the DSR under the control of the ASR in the 
same order as that in configuration process. In par- 
ticular, the precharge gate PCis precharge bis before 
every activation of wj, so that the contents of M i s  are 
surely loaded to  DDis in parallel. 
2.2 Fault models 
The objective of the test is to  detect faults that ex- 
ist in the DSR or the ASR. We introduce the following 
assumptions: 
(Al) Every function block of the programming circuit 
except the DSR and the ASR is correct. 
(A2) In at most one module of the DSR or the ASR 
(DSRi  or A S R j ) ,  multiple faults may exist. 
In the succeeding discussion, we consider the fol- 
lowing fault models: 
[Functional faults in D-type latch (DDi ,  ADj)]  
Any of the faults transforms the D-type latch into 
one of other sequential circuits where the number of 
states is less than or equal to  that of D-type latch. 
It may cause loss of the reset function used in the 
beginnings of configuration and readback processes. 
Douc 
... 
configuration memory cell array 
Figure 1: 
FPGA 
Construction of programming circuit of 
from DSRi.1 - 
Figure 2: Structure of a DSR module (DSRi )  
[Functional faults in other components (MUi,  TBi, 
Any of the faults transforms the corresponding 
component into one of other combinational circuits. 
In order to  simplify the testing under the assump- 
tions and the fault models mentioned above, we fur- 
ther introduce two assumptions about logical values 
on bitlines as follows: in at most one module in the 
DSR and the ASR (DSRi  or A S R j ) .  
(A3) If there exists a fault which causes PC; not 
to charge bi in readback process, then the value 0 is 
latched in DDi every D C L K ,  independently of the 
content of the configuration memory cell M i  specified 
by ~ j .  
[ Validness of (A3)]  First, suppose that the content 
of M j  is 0. When wj =1 in readback process, there 
exists a path from bi to the grand (GND) (See Fig. 4). 
Next, suppose that the content of M i  is 1. When wj 
=1 in readback process, M j  tries to  charge bi, but 
can not charge it enough to set DDi by the following 
reason[4] : 
Pci, W D j ) ]  
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to ASR,,, 
Figure 3: Structure of an ASR module ( A S R j )  
(1) The capacitance C shown in Fig. 4 is not 
precharged before wj = 1 due to  the fault described 
in the assumption (A3). 
(2) If the content of Mf is 1, the conductance of 
the pass-transistor Tr: shown in Fig. 4 is too small to  
charge C from M: during the period that wj =l. 
(A4) If the function of PCi is correct and the content 
of Mf is 1, the charge on bi which has been precharged 
by PCi for the purpose of reading out the content of 
M j  is maintained for at least one cycle of DCLK after 
it sets DDi. 
[Validness of (A4)] As soon as wj changes 1 to  0 after 
setting DDi, bi is floating and the leakage conductance 
between bi and GND becomes very small. Thus, the 
assumption (A4) is valid. 
Thus, the assumption (A3) is valid. 
M! 
Figure 4: Circuit structure of a configuration memory 
cell 
3 Test procedure for data shift register 
The data input and the outputs of the DSR in con- 
figuration process are Din and bis as seen from Fig. 1. 
While a configuration bit-stream applied to  D,, from 
the external environment is directly controllable, the 
values on b,s are not observable directly. On the other 
hand, the data inputs and the output in readback pro- 
cess are b,s and Dozlt, respectively. The inputs are not 
controllable directly, while the output is observable di- 
rectly. Taking into such situations, we will test DSRs 
under the assumptions described in 2.2 by the follow- 
ing procedure. 
[TP-D:Test Procedure for DSRs] 
Configure FPGA by loading the configuration 
bit-stream shown in Fig. 5. 
The 1st sub-stream of W bits (11. . .1) shown in Fig. 5 
is the contents to  be loaded into the 1st frame of the 
configuration memory cell array. The 2nd sub-stream 
(00.. .O) is those into the 2nd frame. In the same way, 
the j - th  sub-stream is those into the j-th frame. Each 
of Il and I2 included in the 5th sub-stream is one of 
the 6 length characteristic (input) sequences [9] for D- 
type latch, and A is an arbitrary bit sequence of w - 12 
length. 
(2) Read out the contents of the configuration 
memory cell array and observe a bit-stream appearing 
O n  Dout. 0 
In the test of the DSR, we can consider from the 
assumptions (Al )  and (A2) that every function block 
of the programming circuit except the DSR is correct 
and there exist some faults in at most one module of 
the DSR. It is apparent that if there exists no faulty 
module in the DSR, the observed bit-stream agrees 
with that of Fig. 5.  On the contrary, if the same bit- 
stream as that of Fig. 5 is observed in the procedure 
(2), it is assured that there exists no fault except a 
special case that the correct outputs are observed in 
spite of contrary faults existing both in DD, and MU, 
or both in TB, and MU,, where a contrary fault in 
each component is such a fault that causes the the 
component to  produce the complements of the correct 
output values. This can be proved as follows. 
[Lemma 11 If the outcome of TP-D is correct, then 
DSR,  for 'i operates correctly during any frame data 
shifting in both configuration and readback processes. 
[Proof] We assume that there exists some fault in 
DSR,  for %. Then, the input can be applied correctly 
from DSR,-l in the procedures (1) and (2), and the 
response of D S R ,  can be observed correctly at Dout 
in the procedure (2), because DSRh for ' h  (h  # i) 
has no fault from the assumption (A2). 
Suppose that the outcome of TP-D is correct. At the 
beginning of the procedure (l), the first W Is of the 
configuration bit-stream appear on the output of DD,. 
(1) 
i) The case of 1 5 i 5 w - 6. 
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In this while, the value of bi never change, because any 
wj is not activated, and inputs of both TBi and PCi 
are kept invariable independently of the presence of 
faults in DSRi.  The output of MUi is therefore kept 
a t  a constant logic value v1. In the same way, it is kept 
at a constant logic value 210 during the next frame data 
shifting in which W Os appear on the output of DDi. 
In addition, the output of MUi during the 3rd (4th) 
frame data shifting in the procedure (1) becomes logic 
values 212 and 213 by turns corresponding to  the input 
values 0 and 1 from DSRi-l ,  respectively. Thus, it 
is assured that the input sequence vo IJO 213 v1 VI 212 
which corresponds to  the characteristic input sequence 
(Il) can be applied to  DD; during the 5th frame data 
shiftings. The state transition diagram of DDi, there- 
fore, can be written by the use of vo , v l ,  u2 and 213 as 
shown in Fig. 6, where so(sl) is a label of the internal 
state in which DDi produces the logical value 0 (1). 
210, vl,  u2 and v3 correspond to  values 0,1,0 and 1 of 
the data input of DSRi from their definitions, respec- 
tively. This means that if the data input of DSRi is 
0 (l), the next value of the output of DSRi become 0 
(1) independently of the values, 00, VI,  w2 and w4 dur- 
ing frame data shifting in configuration process. In 
the same way, we can prove that DSRi  operates cor- 
rectly during any frame data shifting in also readback 
process. Hence, Lemma 1 holds. 
ii) The case of w - 5 5 i 5 w. 
The proof for this case can be easily given by replacing 
the procedure (1) and 11 with the procedure (2) and 
1 2 ,  respectively, on the way of the process of the proof 
Hereafter, we assume that DSRi for ' i  operates 
correctly during any frame data shifting in both con- 
figuration and readback processes. 
[Lemma 21 Assume that the outcome of TP-D is 
correct. TBi for ' i  operates correctly, if G = 0 and 
the output value of DDi is 0. 
[Proof] Aswme that the outcome of TP-D is correct. 
The hardware of the programming circuit is designed 
so that the logical value 0 is forcibly supplied to the 
input of the DSR on the way of shifting out the con- 
tents of frame data in the procedure (2). The input of 
TBi maintains 0 during the period from the end of a 
frame reading to  the start of the next frame reading, 
because the shifting function of the DSR is valid from 
Lemma 1. And the control signals G and P are held 0 
on the way of the shifting mentioned above. Thus, if 
the output of TBi is not at high-impedance state by 
any fault, the value on bi is fixed to  a certain constant 
voltage independently of the presence of fault in PC; 
and regardless of the value stored in M,". This means 
for the case i). 0 
the same values are read out from M /  , M: , . . . , h!fF 
0 
Hereafter, we assume that TBi for 'i operates cor- 
rectly, if G = 0 and the output value of DDi is 0. 
[Lemma 31 If the outcome of TP-D is correct, then 
PCi for 'i has no fault. 
[Proof] If there exists a fault which causes PCi to  
charge bi when P = 0, the value on b; is fixed to  1 
regardless of the content of M j .  Thus, the fault can 
be detected by TP-D. So, we assume that when P = 0, 
PCi never charges bi. If there exists a fault which 
causes PCi to  never charge bi when P = 1, the value 
1 stored in M: can never been transmitted to DDi 
from the assumption (A3). Hence, Lemma 3 holds. 0 
Hereafter, we further assume that PCi for ' i  has 
no fault. 
[Lemma 41 If the outcome of TP-D is correct, then 
DDi for 'i either has no fault or a contrary fault. 
[Proof] Suppose that the output of TBi is at high- 
impedance state when G = 0 and the output value of 
DDi is 1. It is apparent from the argument for the 
proof of Lemma 1 that uo = v2. Even if TBi has some 
fault, we can also derive from the assumption (A4) and 
the argument for the proof of Lemma 1 that 210 = 0 2  
or v1 = v3. Thus, we can obtain that WO # 211 in either 
of the cases, because it is apparent that vo # 213 and 
ul # 212. If vo equals to  0 and 1, the state transition 
diagram in Fig. 6 is identical with that of D-type latch 
with no fault and a contrary fault, respectively. Hence, 
Lemma 4 holds. 0 
Hereafter, we assume that DDi for 'i either has no 
fault or a contrary fault. 
[Lemma 51 If the outcome of TP-D is correct, then 
MUi for 'i either has no fault or a contrary fault. 
[Proof] Suppose that there exists some fault in MUi. 
It is assured from the assumption (A4) and Lemmas 2 
N 4 that all the possible input patterns can be applied 
to MUi on the way of the execution of TP-D. From 
Lemma 4, the responses of MUi for such input pat- 
terns are transmitted to  the output of DDi by the next 
D C L K ,  as true values or their complements. Hence, 
the lemma holds. 0 
[Lemma 61 Assume that the outcome of TP-D is 
correct. If G = 1, then TBi for 'i operates correctly. 
[Proof] This can be easily proved from Lemmas 2 N 
5. 0 
It is clear from Lemmas 2 N 6 that TP-D can detect 
all the faults except contrary ones which exist in DSR 
modules under the conditions described in 2.2. Then, 
the following theorem holds. 
[Theorem 11 TP-D detects all the faults in the DSR 
[1 
in the procedure (2). This is contradiction. 
except contrary ones which are redundant. 
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1st frame 2nd frame 3rd frame 4th frame 5th frame 
p i i x q ~ ~ ~ / ~ $ - G i i q ~ - ~  
k- w 4 -  w+ w+ w + '1 I ,  w+(F-5)*w+ 
Figure 5: Configuration bit-stream of TP-D 
v2 
Figure 6:  State transition diagram of DDi 
4 Test procedure for address shift reg- 
ister 
It is apparent from Fig. 1 and Fig. 3 that the in- 
puts of the ASR are not controllable directly and the 
outputs of the ASR, wordl ines ,  are not observable di- 
rectly. For these restrictions, we will apply all the pos- 
sible input patterns to ASR through the control cir- 
cuit in configuration and readback processes, and test 
the outputs of the ASR by observing the bit sequence 
appearing on Dout. We should select a configuration 
bit-stream so that it never mask wrong outputs of the 
ASR. A test procedure for ASRs is shown as follows. 
[TP-A:Test Procedure for ASRs] 
Configure FPGA by loading a configuration 
bit-stream which satisfies the following condition. 
[ Condition ] Let f d j  (1 < j < F) be the sub- 
stream to be loaded into j-th frame. For 'jl, ' j2 (1 < 
j l , j 2  < F , j l  # j z ) ,  f d j ,  and f d j ,  never have any 
ordered relation[lO],[ll], that is, neither f d j ,  5 f d j ,  
nor f d j ,  2 f d j ,  holds. 
Read out the contents of the configuration 
memory cell array and observe a bit-stream appearing 
on Dout. U 
In the test of the ASR, we can consider from the 
assumptions (Al)  and (A2) that every function block 
of the programming circuit except the ASR is correct 
and there exist some faults in at most one module of 
the ASR. If we observe the correct bit-stream in the 
procedure (2), then there exist no fault in the ASR 
except redundant ones. This can be proved as follows. 
[Lemma 71 If the outcome of TP-A is correct, then 
ADj for ' j  (1 5 j 5 F - 1) either has no fault or a 
redundant one. 
[Proof] Suppose that there exists some fault in ADj 
for 3j (1 5 j 5 F - 1). From the assumption (A2), 
ASRh for ' h  (1 < h 5 F, h # j )  has no fault. Thus, 
the input sequence(00 . . . O  1 00.. .0) can be applied 




j - 1  F - j  
fault is not redundant, the output sequence of ADj is 
one of the following five cases. Note that the output 
sequence of ADF-1 is one of the first four cases. 
(A) The j l - th  bit is 1 for 3j1 (1 5 jl < j - 2). 
(B) The j l - th  bit is 0 for 'jl (1 5 jl 5 j - 2) and the 
j - 1-th bit is 1. 
(C) The jl-th bit is 0 for 'jl (1 < jl 5 j - 1) and the 
j-th bit is 0. 
(D) The j l - th  bit is 0 for ' j l  (1 1. j l  < j - l), the j-th 
bit is 1 and the jz-th bit is 1 for 3 j 2  (j+l < j 2  5 F-1). 
(E) The j l - th  bit is 0 for 'jl (1 5 jl 5 j - l), the j-th 
bit is 1, the ja-th bit is 0 for 'j2 ( j  + 1 < j 2  < F - 1) 
and the F-th bit is 1. 
In the case (A), the outputs of both AD,, and AD, 
are 1s at the j l - th  cycle of ACLK on the way of the 
executions of the procedures (1) and (2). So, at least 
two outputs wj,+l and wj+l which are produced from 
ASRjl+l and ASRj+l are activated simultaneously at 
the next clock cycle . Thus, plural frames are selected 
simultaneously. In the same way, the output sequence 
of ADj in the case (D) has at least two Is, so that 
plural frames are selected simultaneously. 
In the cases (B) and (E), if W D j  has such a fault 
that causes it t o  produce 0 no matter when its input 
from ADj is 1, no frames are selected at j - th  ACLK.  
If otherwise, however, plural frames are selected at 
that time. 
In the case (C), if W D j  has such a fault that causes 
it to  produce 1 no matter when its input from ADj is 0, 
plural frames are selected at j - th  ACLK.  If otherwise, 
however, no frames are selected at that time in the case 
Next, we will show that both plural frame selection 
and no frame selection can be detected by TP-A. 
If the ASR selects no frames at j - th  ACLK in the 
procedure (a), a wrong frame data 11 ... 1 (# f d j )  is 
read out, because the charges on bis are not lost. If it 
selects plural frames at j - th  ACLK in the procedure 
(2), bitwise-AND of their contents is read out t o  Din 
because of the structure of configuration memory cell 
array[4]. If at least one of the contents differs from 
the others, the bitwise-AND becomes a wrong frame 
data (# f d j ) ,  and if otherwise, there exists at least 
one frame data which is never read out [12]. Thus, we 
can detect all the faults mentioned above. 0 
Thus, we assume that ADj for for ' j  (1 5 j < 
F - 1) has no fault, hereafter. 
[Lemma 81 If the outcome of TP-A is correct, then 
W D j  for ' j  (1 5 j 5 F - 1) has no fault. 
[Proof] It is assured from Lemma 7 that all the pos- 
sible input patterns can be applied correctly to  W D j  
(C). 
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for ‘3 (1 5 j 5 F - 1) on the way of the execution of 
TP-A. Suppose that there exists some fault in W D ,  
for j j  (1 5 j 5 F - 1). Thus, the fault makes some 
W D, ’s responses corresponding to the input patterns 
wrong. We will therefore show that the fault can be 
detected by TP-A as follows. 
If the input pattern to  activate wJ fails due to  the 
fault, fdj is nonexistent in j-th frame at the proce- 
dure (2). Thus, it can be considered that the input 
pattern never fail to  activate w.,, because the fault 
can be detected by TP-A. If the input pattern to  ac- 
tivate wordline other than w., activates w j  due to  the 
fault, plural frames are selected simultaneously in the 
procedure (2). Thus, the fault can be detected by 
TP-A. It can be therefore considered that the input 
pattern never activate w j .  If one of the input patterns 
not to  activate any wordline activates w., due to  the 
fault (The input patterns occur only the period that 
w j  for ‘ j  (1 5 j 5 F )  should be 0), the content of j - th  
frame become 11. .1 in the procedure (2), because w j  
is activated while PC,s precharge b,s. It is clear that 
the fault can be detected by TP-A. Hence, Lemma 8 
holds. 0 
[Lemma 91 If the outcome of TP-A is correct, then 
ADF and WDF either have no fault or redundant 
ones. 
[Proof] This can be easily proved from Lemmas 7 
and 8. 0 
From Lemmas 7 N 9, the following theorem holds. 
[Theorem 21 TP-A detects all the faults except 
redundant ones in the ASR. 0 
5 Case study 
In this section, we try to  apply the test procedures 
presented in the previous sections to XC4025 of the 
Xilinx XC4000 family. In this family, the repetition 
rate of DCLK is 1 MHz. The time required to execute 
one time of loading (reading) is 1 ps x the number 
of the configuration memory cells[4]. Since XC4025 
has 346 x 1220 configuration memory cells ( F  = 346, 
W = 1220), it takes about 0.8 seconds to  test the 
DSR (ASR) of XC4025 by TP-D (TP-A). In a word, 
even if thc tcst procedures are applied to such FPGAs 
with high logic dcnsity as XC4025, the time rcquired 
to execute them is short. 
6 Conclusion 
In this paper, we considered testing for the DSR 
and the ASR in the programming circuit of FPGAs, 
under the assumption that at most one module in- 
cluded the DSR or the ASR may have fault. We also 
derived the test procedures for DSRs and ASRs. Each 
of them requires only one loading and one reading. 
One of our future works is to  consider more efficient 
testing for FPGAs, by combining the test procedures 
for all components each other. 
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